| ammonite-git |
r2276.2aa3f84e-1 |
0 |
0.00 |
Scala Scripting |
Sequencer
|
| bluespec-git |
r301.9f4a447-107 |
4 |
0.10 |
Bluespec Compiler (BSC) |
Sequencer
|
| diagrammer-git |
r81.18bae5b-1 |
1 |
0.00 |
Provides dot visualizations of chisel/firrtl circuites |
Sequencer
|
| dromajo |
1.0-1 |
0 |
0.00 |
|
Sequencer
|
| dromajo-git |
1.0.r25.gee470be-1 |
0 |
0.00 |
|
Sequencer
|
| eda-meta |
1-1 |
0 |
0.00 |
meta package to define a basic EDA(chisel Cadence Synopsys Mentor) Server installation |
Sequencer
|
| gitmirror |
1.0.0-1 |
0 |
0.00 |
Auto sync GitHub to GitLab |
Sequencer
|
| mill-git |
r1367.fb6fee27-1 |
1 |
0.00 |
Your shiny new Java/Scala build tool |
Sequencer
|
| openroad-git |
r1370.c60f9724-1 |
0 |
0.00 |
A framework for RTL synthesis |
Sequencer
|
| opensta-git |
r156.73fef11-1 |
0 |
0.00 |
A gate level static timing verifier. |
Sequencer
|
| plume |
0.3.0a2-1 |
0 |
0.00 |
Federated blogging application |
Sequencer
|
| python-gdspy-git |
r461.d440538-1 |
0 |
0.00 |
Python module for creating GDSII stream files, usually CAD layouts. |
Sequencer
|
| riscv-openocd-git |
v20180629.r1233.gc116dc50b-1 |
1 |
0.05 |
Fork of OpenOCD that has RISC-V support |
Sequencer
|
| riscv-pk-git |
1-1 |
0 |
0.00 |
RISC-V proxy kernel and boot loader |
Sequencer
|
| riscv-sifive-elf-binutils |
2.32-1 |
0 |
0.00 |
A set of programs to assemble and manipulate binary and object files for the RISC-V (bare-metal) target |
Sequencer
|
| riscv-sifive-elf-gcc |
9.1.0-1 |
0 |
0.00 |
Cross compiler for 32-bit and 64-bit RISC-V |
Sequencer
|
| riscv-sifive-elf-gcc-stage1 |
9.1.0-1 |
0 |
0.00 |
Cross compiler for 32-bit and 64-bit RISC-V |
Sequencer
|
| riscv-sifive-elf-gdb |
8.3-1 |
0 |
0.00 |
The GNU Debugger for the RISC-V (bare-metal) target |
Sequencer
|
| riscv-sifive-elf-newlib |
3.1.0-1 |
0 |
0.00 |
A C standard library implementation intended for use on embedded systems (RISC-V bare metal) |
Sequencer
|
| riscv-tests-git |
1-1 |
0 |
0.00 |
Hosts unit tests for RISC-V processors. |
Sequencer
|
| spike-git |
1-1 |
0 |
0.00 |
Spike, a RISC-V ISA Simulator |
Sequencer
|
| svd2rust |
0.17.0-1 |
0 |
0.00 |
Generate Rust register maps (`struct`s) from SVD files |
Sequencer
|
| wake-git |
r1216.f64b193-1 |
0 |
0.00 |
The SiFive wake build tool |
Sequencer
|
| xilinx-hw-server |
2019.2-1 |
0 |
0.00 |
A software suite produced by Xilinx for synthesis and analysis of HDL designs, superseding Xilinx ISE with additional features for system on a chip development and high-level synthesis. |
Sequencer
|
| xswitcher-git |
r6.4bd85fc-1 |
1 |
0.01 |
quick script to fiddle with xorg.conf when using an eGPU |
Sequencer
|